Torrent details for "Building A Risc V Soc From Scratch DevCourseWeb" Log in to bookmark
Controls:
×
Report Torrent
Please select a reason for reporting this torrent:
Your report will be reviewed by our moderation team.
×
Report Information
Loading report information...
This torrent has been reported 0 times.
Report Summary:
| User | Reason | Date |
|---|
Failed to load report information.
×
Success
Your report has been submitted successfully.
Checked by:
Category:
Language:
English
Total Size:
3.1 GB
Info Hash:
61A37D061BB57D7E8A1BBFF8E6A12DF314BA61EA
Added By:
Added:
Dec. 14, 2023, 4:49 p.m.
Stats:
|
(Last updated: May 7, 2025, 2:47 a.m.)
| File | Size |
|---|---|
| Get Bonus Downloads Here.url | 182 bytes |
| 1 - Introduction.mp4 | 10.5 MB |
| 2 - SoCs a gentle introduction.mp4 | 36.0 MB |
| 2 - SystemonChip Design with Arm CortexM Processors.txt | 64 bytes |
| 2 - gentle-introduction-to-SoCs.pdf | 4.7 MB |
| 3 - More about SoCs.html | 20.2 KB |
| 4 - Building a teenytiny RISCV processor.txt | 101 bytes |
| 4 - Processors.pdf | 567.1 KB |
| 4 - What a processor is and what it does.mp4 | 63.8 MB |
| 5 - Processor ISA.mp4 | 105.3 MB |
| 5 - Processor-ISAs.pdf | 1.3 MB |
| 6 - Lab Writing assembly.mp4 | 138.9 MB |
| 6 - RISCV online interpreter.txt | 68 bytes |
| 7 - Compiler-linker.pdf | 198.2 KB |
| 7 - RISCV compiler linker and linker script.mp4 | 88.9 MB |
| 8 - Lab online assembler with linker script.mp4 | 106.9 MB |
| 8 - Online assembler.txt | 33 bytes |
| 9 - Building the ultimate FPGAASIC IDE.txt | 99 bytes |
| 9 - Walkthrough Installing the required software.mp4 | 258.9 MB |
| 10 - Lab Hands on experience with our first simple picoRV32 based SoC.mp4 | 210.9 MB |
| 11 - Lab Simulating the SoC with Icarus Verilog.mp4 | 87.3 MB |
| 12 - Lab Programming the SoC in C.mp4 | 142.7 MB |
| Makefile | 1.2 KB |
| code.S | 96 bytes |
| gcc_commands.sh | 400 bytes |
| main.c | 425 bytes |
| makehex.py | 674 bytes |
| sections.lds | 456 bytes |
| start.S | 757 bytes |
| Memory.v | 1.1 KB |
| picorv32.v | 92.3 KB |
| top.v | 833 bytes |
| tb_processor.v | 536 bytes |
| 13 - Adding a GPIO peripheral.mp4 | 199.7 MB |
| Makefile | 1.2 KB |
| dumpfile | 1.1 KB |
| firmware.bin | 88 bytes |
| firmware.elf | 4.5 KB |
| firmware.hex | 2.2 KB |
| firmware.map | 1.2 KB |
| gcc_commands.sh | 400 bytes |
| main.c | 425 bytes |
| main.o | 752 bytes |
| makehex.py | 674 bytes |
| sections.lds | 456 bytes |
| start.S | 757 bytes |
| start.o | 600 bytes |
| prog | 55.9 KB |
| Memory.v | 1.1 KB |
| device_select.v | 416 bytes |
| femtorv32_quark.v | 16.2 KB |
| top.v | 1.3 KB |
| tb_processor.v | 536 bytes |
| tb_processor.vcd | 89.7 KB |
| 14 - Advanced GPIO peripheral.mp4 | 121.7 MB |
| 15 - Lab Corsair Register Map Generator.mp4 | 275.7 MB |
| 16 - Lab Integrating The GPIO To The SoC Writing The Software And Doing Simulating.mp4 | 178.9 MB |
| a.out | 64.6 KB |
| Makefile | 1.2 KB |
| dumpfile | 2.1 KB |
| firmware.bin | 176 bytes |
| firmware.elf | 4.6 KB |
| firmware.hex | 2.3 KB |
| firmware.map | 1.3 KB |
| gcc_commands.sh | 400 bytes |
| gpio_regs.h | 1014 bytes |
| main.c | 618 bytes |
| main.o | 1.1 KB |
| makehex.py | 674 bytes |
| sections.lds | 456 bytes |
| start.S | 757 bytes |
| start.o | 600 bytes |
| Memory.v | 1.1 KB |
| device_select.v | 394 bytes |
| femtorv32_quark.v | 16.2 KB |
| gpio_ip.v | 3.1 KB |
| top.v | 2.0 KB |
| tb_processor.v | 538 bytes |
| tb_processor.vcd | 5.1 MB |
| csrconfig | 543 bytes |
| regs.yaml | 266 bytes |
| 17 - An Overview.mp4 | 120.9 MB |
| 18 - Lab UART Transmitter.mp4 | 93.1 MB |
| 18 - uart-tx.v | 1.6 KB |
| 19 - Lab Generating UART Register Map and Integrating With UART TX.mp4 | 204.6 MB |
| 20 - Lab Integrating The UART To The SoC Writing The Software And Doing Simulating.mp4 | 236.5 MB |
| a.out | 84.3 KB |
| Makefile | 1.2 KB |
| dumpfile | 3.8 KB |
| firmware.bin | 324 bytes |
| firmware.elf | 4.8 KB |
| firmware.hex | 2.6 KB |
| firmware.map | 1.5 KB |
| gcc_commands.sh | 400 bytes |
| gpio_regs.h | 1014 bytes |
| uart_regs.h | 2.4 KB |
| main.c | 980 bytes |
| main.o | 1.5 KB |
| makehex.py | 674 bytes |
| sections.lds | 456 bytes |
| start.S | 757 bytes |
| start.o | 600 bytes |
| my_waves.pdf | 209.5 KB |
| Memory.v | 1.1 KB |
| device_select.v | 496 bytes |
| femtorv32_quark.v | 16.2 KB |
| gpio_ip.v | 3.1 KB |
| regs_uart.v | 5.7 KB |
| top.v | 2.5 KB |
| uart_ip.v | 1.4 KB |
| uart_tx.v | 1.6 KB |
| tb_processor.v | 538 bytes |
| wave.vcd | 5.4 MB |
| csrconfig | 543 bytes |
| regs.yaml | 977 bytes |
| regs_uart.v | 5.7 KB |
| uart_ip.v | 1.4 KB |
| uart_tx.v | 1.6 KB |
| 21 - FPGA Design Flow.mp4 | 29.2 MB |
| 22 - Programming The FPGA And Observing The Output.mp4 | 481.6 MB |
| 22 - Tang-Nano-9k-3672-Schematic.pdf | 622.8 KB |
| a.out | 84.3 KB |
| Makefile | 1.2 KB |
| dumpfile | 3.8 KB |
| firmware.bin | 324 bytes |
| firmware.elf | 4.8 KB |
| firmware.hex | 2.6 KB |
| firmware.map | 1.5 KB |
| gcc_commands.sh | 400 bytes |
| gpio_regs.h | 1014 bytes |
| uart_regs.h | 2.4 KB |
| main.c | 980 bytes |
| main.o | 1.5 KB |
| makehex.py | 674 bytes |
| sections.lds | 456 bytes |
| start.S | 757 bytes |
| start.o | 600 bytes |
| my_waves.pdf | 209.5 KB |
| Memory.v | 1.1 KB |
| device_select.v | 496 bytes |
| femtorv32_quark.v | 16.2 KB |
| gpio_ip.v | 3.1 KB |
| regs_uart.v | 5.7 KB |
| top.v | 2.5 KB |
| uart_ip.v | 1.4 KB |
| uart_tx.v | 1.6 KB |
| tb_processor.v | 538 bytes |
| wave.vcd | 5.4 MB |
| riscv_soc.log | 3.7 KB |
| riscv_soc.prj | 1.6 KB |
| riscv_soc.vg | 318.7 KB |
| riscv_soc_syn.rpt.html | 69.9 KB |
| riscv_soc_syn_resource.html | 3.5 KB |
| riscv_soc_syn_rsc.xml | 526 bytes |
| cmd.do | 370 bytes |
| device.cfg | 569 bytes |
| riscv_soc.bin | 434.0 KB |
| riscv_soc.binx | 434.5 KB |
| riscv_soc.db | 24.4 KB |
| riscv_soc.fs | 3.4 MB |
| riscv_soc.log | 1.4 KB |
| riscv_soc.pin.html | 22.9 KB |
| riscv_soc.power.html | 7.7 KB |
| riscv_soc.rpt.html | 28.1 KB |
| riscv_soc.rpt.txt | 19.8 KB |
| riscv_soc.timing_paths | 41.0 KB |
| riscv_soc.tr.html | 353 bytes |
| riscv_soc_tr_cata.html | 7.6 KB |
| riscv_soc_tr_content.html | 466.9 KB |
| project_process_config.json | 2.3 KB |
| rtl_parser.result | 2.4 KB |
| rtl_parser_arg.json | 1.1 KB |
| riscv_soc.gprj | 1021 bytes |
| riscv_soc.gprj.user | 2.7 KB |
| Memory.v | 1.1 KB |
| device_select.v | 496 bytes |
| femtorv32_quark.v | 16.2 KB |
| firmware.hex | 3.0 KB |
| gowin_rpll.ipc | 377 bytes |
| gowin_rpll.mod | 599 bytes |
| gowin_rpll.v | 1.8 KB |
| gowin_rpll_tmp.v | 546 bytes |
| gpio_ip.v | 3.1 KB |
| regs_uart.v | 5.7 KB |
| riscv_soc.cst | 722 bytes |
| riscv_soc.sdc | 362 bytes |
| top.v | 2.6 KB |
| uart_ip.v | 1.4 KB |
| uart_tx.v | 1.6 KB |
| a.out | 84.3 KB |
| Makefile | 1.2 KB |
| dumpfile | 3.8 KB |
| firmware.bin | 324 bytes |
| firmware.elf | 4.8 KB |
| firmware.hex | 2.6 KB |
| firmware.map | 1.5 KB |
| gcc_commands.sh | 400 bytes |
| gpio_regs.h | 1014 bytes |
| uart_regs.h | 2.4 KB |
| main.c | 980 bytes |
| main.o | 1.5 KB |
| makehex.py | 674 bytes |
| sections.lds | 456 bytes |
| start.S | 757 bytes |
| start.o | 600 bytes |
| my_waves.pdf | 209.5 KB |
| Memory.v | 1.1 KB |
| device_select.v | 496 bytes |
| femtorv32_quark.v | 16.2 KB |
| gpio_ip.v | 3.1 KB |
| regs_uart.v | 5.7 KB |
| top.v | 2.5 KB |
| uart_ip.v | 1.4 KB |
| uart_tx.v | 1.6 KB |
| tb_processor.v | 538 bytes |
| wave.vcd | 5.4 MB |
| Bonus Resources.txt | 386 bytes |
Name
DL
Uploader
Size
S/L
Added
-
452.5 KB
[13
/
24]
2025-06-12
| Uploaded by spy1984 | Size 452.5 KB | Health [ 13 /24 ] | Added 2025-06-12 |
-
21.6 MB
[21
/
0]
2023-06-02
| Uploaded by NorthernWind | Size 21.6 MB | Health [ 21 /0 ] | Added 2023-06-02 |
NOTE
SOURCE: Building A Risc V Soc From Scratch DevCourseWeb
-----------------------------------------------------------------------------------
COVER
-----------------------------------------------------------------------------------
MEDIAINFO
None
×