Torrent details for "Udemy Mastering Xilinx DSP IP Cores FIR CIC DDS FFT" Log in to bookmark
Controls:
×
Report Torrent
Please select a reason for reporting this torrent:
Your report will be reviewed by our moderation team.
×
Report Information
Loading report information...
This torrent has been reported 0 times.
Report Summary:
| User | Reason | Date |
|---|
Failed to load report information.
×
Success
Your report has been submitted successfully.
Checked by:
Category:
Language:
English
Total Size:
1.9 GB
Info Hash:
CB8326FA6B99176D656C27E12237BD55B87EFB08
Added By:
Added:
April 3, 2025, 9:40 p.m.
Stats:
|
(Last updated: May 16, 2025, 11:05 a.m.)
| File | Size |
|---|---|
| Get Bonus Downloads Here.url | 180 bytes |
| 1 -Introduction.mp4 | 41.9 MB |
| 2 -Requirements and Workflow Automation.mp4 | 115.4 MB |
| README.md | 2.1 KB |
| clean.py | 1.8 KB |
| gui_launcher.py | 2.0 KB |
| run_sim.py | 2.3 KB |
| run_vitis.py | 2.7 KB |
| run_vivado.py | 2.5 KB |
| dds_axi_wrapper.v | 2.2 KB |
| tb_util.vh | 7.3 KB |
| create_vitis.py | 1.7 KB |
| dsp_sim.tcl | 13.3 KB |
| cic_main.c | 6.7 KB |
| cic_compiler_tb.v | 3.9 KB |
| cic_compiler_tb_behav.wcfg | 4.0 KB |
| cic_hw.tcl | 1.8 KB |
| cic_sys.tcl | 45.9 KB |
| dds_main.c | 7.2 KB |
| dds_compiler_tb.v | 5.6 KB |
| dds_compiler_tb_behav.wcfg | 20.6 KB |
| dds_hw.tcl | 2.0 KB |
| dds_sys.tcl | 45.7 KB |
| BPF.coe | 237 bytes |
| LPF_dec.coe | 237 bytes |
| LPF_int.coe | 237 bytes |
| hilbert_0.coe | 757 bytes |
| fir_main.c | 8.8 KB |
| fir_compiler_tb.v | 7.8 KB |
| fir_compiler_tb_behav.wcfg | 11.9 KB |
| fir_hw.tcl | 1.7 KB |
| fir_sys.tcl | 47.2 KB |
| xfft_tb.v | 5.7 KB |
| xfft_tb_behav.wcfg | 28.7 KB |
| xfft_hw.tcl | 1.7 KB |
| xfft_sys.tcl | 41.1 KB |
| xfft_main.c | 9.3 KB |
| cic_compiler.py | 3.5 KB |
| dds_compiler.py | 4.9 KB |
| fir_compiler.py | 4.1 KB |
| xfft.py | 5.7 KB |
| 1 -Vivado Simulation FIR compiler v7.2.mp4 | 311.7 MB |
| 2 -Vivado Simulation CIC compiler v4.0.mp4 | 138.4 MB |
| 3 -Vivado Simulation DDS compiler v6.0.mp4 | 122.5 MB |
| 4 -Vivado Simulation Fast Fourier Transform v9.1.mp4 | 114.8 MB |
| 1 -Zynq 7000 SoC development C application to interface with FIR compiler IP cores.mp4 | 341.5 MB |
| 2 -Zynq 7000 SoC development C application to interface with CIC compiler IP cores.mp4 | 298.6 MB |
| 3 -Zynq 7000 SoC development C application to interface with DDS compiler IP cores.mp4 | 224.3 MB |
| 4 -Zynq 7000 SoC development C application to interface with FFT IP core.mp4 | 255.8 MB |
| Bonus Resources.txt | 70 bytes |
Name
DL
Uploader
Size
S/L
Added
-
407.3 MB
[12
/
1]
2025-04-03
| Uploaded by freecoursewb | Size 407.3 MB | Health [ 12 /1 ] | Added 2025-04-03 |
-
552.1 MB
[26
/
3]
2025-04-03
| Uploaded by freecoursewb | Size 552.1 MB | Health [ 26 /3 ] | Added 2025-04-03 |
-
752.4 MB
[13
/
0]
2025-04-03
| Uploaded by freecoursewb | Size 752.4 MB | Health [ 13 /0 ] | Added 2025-04-03 |
-
3.5 GB
[63
/
16]
2025-04-03
| Uploaded by freecoursewb | Size 3.5 GB | Health [ 63 /16 ] | Added 2025-04-03 |
-
658.7 MB
[27
/
3]
2025-03-07
| Uploaded by freecoursewb | Size 658.7 MB | Health [ 27 /3 ] | Added 2025-03-07 |
NOTE
SOURCE: Udemy Mastering Xilinx DSP IP Cores FIR CIC DDS FFT
-----------------------------------------------------------------------------------
COVER
-----------------------------------------------------------------------------------
MEDIAINFO
None
×